Abstract: A decoder for flash analog-to-digital converters with short critical path, regular structure, and small area is presented. The decoder is based on 2:1 multiplexers connected as a tree. Each ...
Abstract: Quaternary logic is very suitable for encoded realization of binary logic functions by grouping 2-bits together into quaternary digits. This sort of quaternary encoded reversible realization ...
The 74HC237 is a 3-to-8 line decoder, demultiplexer with latches at the three address inputs (An). The 74HC237 essentially combines the 3-to-8 decoder function with a 3-bit storage latch. When the ...
The 74AUP1G19 is a low-power 1-of-2 decoder/demultiplexer. This device has a common output enable that buffers the data to an input pin A nd passes it either to output pin 1Y (true) when the state of ...
A new chip converts standard and high-definition video signals to a computer video format. has introduced the industry’s first decoder with an integrated 2:1 multiplexing (MUX) video switch that uses ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback