Abstract: The paper presents a novel method of evaluating the square root function in FPGA. The method uses a linear approximation subsystem with a reduced size of a look-up table. The reduction in ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback