Abstract: In the present work, a low-power, high-performance asynchronous counter is designed, implemented and simulated using reversible logic. This reversible logic gates such as Feynman, Fredkin ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback