Abstract: In the present work, a low-power, high-performance asynchronous counter is designed, implemented and simulated using reversible logic. This reversible logic gates such as Feynman, Fredkin ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback